I. INTRODUCTION
Bandgap reference (BGR) is a very important block for many analogue and mixed signal electronic devices such as data converters, DC-DC converters, DRAMs, linear regulators and so on. The BGR should be independent of fluctuations of power supply voltage and temperature, and also be implemented without modification of fabrication process. In modern CMOS technology, the output voltage of BGR is usually a weighted sum of the forward-bias emitter-base voltage of diode-connected parasitic vertical PNP transistor and the thermal voltage [1] . Conventional BGR has a large temperature coefficient over the whole temperature range and cannot meet the requirements of high precision circuits. To improve the temperature performance of BGR, many temperature compensation techniques have been reported, such as correlated double sampling technique [2] , curvature correction [3] [4] [5] [6] and so on. Recently, demands for low-voltage BGR circuits have increased enormously because they are widely used in portable electronic applications. Simultaneously, the most significant noise injected to the output of BGR circuit is the supply noise regarding to the other noise. On the other hand, a high power supply rejection ratio (PSRR) BGR is desired to achieve high performance analogue and mixed signal systems, particularly in wireless communications. Therefore, a BGR structure, which has high PSRR over broad frequency range, should be chosen to reject the supply noise coupled from the high-speed digital circuit on the chip.
In the recent past, many approaches have be developed to improve the PSRR of BGR, such as supply independent current source technique [7] , pre-regulator technique [8] [9] [10] [11] , subtractor technique [12] , pseudo floating voltage source technique [13] , cascode currentmode technique [14] , self-cascode current mirror technique [15] , low dropout (LDO) regulator technique [16] , voltage follower technique with PMOS as input transistor [17] and so on. In general, these reported BGR with PSRR enhancement have achieved well performance. However, to further improve the performance of BGR, the high PSRR BGR structure must still be analyzed and discussed.
In this paper, a high PSRR CMOS BGR with less than 1V output voltage is designed and analyzed. Employing an improved piecewise-linear temperature compensation technique and a LDO regulator, the designed BGR achieves a high PSRR performance over a wide frequency range and a well temperature characteristic over a wide temperature range. The analysis and design of piecewise-linear BGR without LDO regulator will be given in Section II. Section III will discuss the high PSRR piecewise-linear BGR with LDO regulator. Simulation results are described in Section IV. Finally, conclusions are given in Section V.
II. ANALYSIS AND DESIGN OF PIECEWISE-LINEAR BGR
The designed BGR is shown in Fig.1 , which consists of a start-up circuit and a core circuit of BGR. There are two possible equilibrium points in the core circuit of BGR, so a start-up circuit is necessary. M s1~Ms5 form the start-up circuits, as shown in Fig.1 (b) . The core circuit of piecewise-linear BGR will provide a sub-1V bandgap At the same time, all MOS transistors adopt the long channel transistor so that the channel-length modulation effect is negligibly small in this paper. For convenience, it is assumed that W j , L j and I j are, respectively, channel-width, channel-length and drain current of transistor M j in this paper, here j=1, 2, 3…. where, k is Boltzmann's constant, q is electronic charge, and T is absolute temperature. It is concluded that currents I 2 and I 5 are proportional to the absolute temperature T. Amplifier A 2 force voltages V B and V C be equal, and transistors M 3 and M 4 are entirely the same. Therefore, the drain currents of M 3 and M 4 , i.e. I 3 and I 4 , can be derived as V EB1 has a negative temperature coefficient, so it is concluded that currents I 3 and I 4 have a negative temperature coefficient. Transistors M 2 and M 6 have the same aspect ratio, and M 3 and M 9 have also the same aspect ratio. Therefore, it is concluded that I 6 =I 2 and I 3 =I 9 .
Transistorss M 7 and M 8 form the current-mirror pair, and transistor M 8 has the aspect ratio that is α times that of transistor M 7 . By optimizing the value of parameter α, it can be achieved that I 9 =I 8 =αI 2 under the condition of room temperature Tr. Therefore, the following expression can be derived as 
M 10 and M 11 form current-mirror pair and have entirely the same aspect ratio. Therefore, the drain current I NL of transistor M 11 can be derived as 
According to (1) ~ (8), it is concluded that V PTAT , V CTAT and V NL are, respectively, the voltages with positive-temperature coefficient, negative-temperature coefficient and piecewise temperature coefficient, and their relations are shown in Fig.2 . Equation (5) shows that the piecewise-linear BGR can achieve a low temperature coefficient bandgap reference voltage V REF by optimizing resistors R 1~R4 and parameter α in theory. However, the operating supply voltage of piecewise-linear BGR, which is shown in Fig.1 , is the power supply voltage V DD , and it cannot achieve high PSRR over a wide frequency range. Therefore, the piecewise-linear BGR cannot be effectively applied to analogue and mixed signal systems that have the requirement of high PSRR. Therefore, to further improve PSRR of BGR, a high PSRR piecewiselinear BGR is designed by adopting LDO regulator in this paper, and will be analyzed in Section III.
III. ANALYSIS AND DESIGN OF HIGH PSRR PIECEWISE-
LINEAR BGR Fig.3 shows the designed high PSRR piecewise-linear BGR, and all MOS transistors adopt the long channel transistor so that the channel-length modulation effect is negligibly small. The designed high PSRR piecewiselinear BGR consist of a start-up circuit, a supplyindependent bias circuit, a LDO regulator and a core circuit of piecewise-linear BGR. The core circuit of piecewise-linear BGR is entirely the same as that designed in Section II, but whose operating supply voltage is the output voltage V REG of LDO regulator instead of power supply voltage V DD . Therefore, the designed high PSRR piecewise-linear BGR with LDO regulator can achieve an output voltage V REF with low temperature coefficient and high PSRR. The supplyindependent bias circuit produces supply-independent bias voltages, and will be discussed in Section III.A. Because there are two possible equilibrium points in the supply-independent bias circuit, a start-up circuit is necessary. M DS1~MDS4 form the start-up circuits, as shown in Fig.3 (a) . The function of LDO regulator is to produce an internally regulated voltage V REG that is the operating supply voltage of core circuit of piecewiselinear BGR instead of power supply voltage V DD . The analysis and design of LDO regulator will be given in Section III.B.
A. Supply-Independent Bias Circuit
As shown in Fig.3 (b) , the supply-independent bias circuit consists of M B1~MB4 and R B1 [18] . MOS transistors M B1~MB4 operate in the saturation region, and M B1 and M B2 are entirely the same. The channel lengths of M B3 and M B4 are the same, but M B3 has a channel width that is N times that of M B4 . Therefore, the drain currents I B3 and I B4 can be expressed as 
where, μ n is the mobility of an electron, C ox is the gate oxide capacitance per unit area. Equation (9) indicates that the bias-current I B4 is independent of the power supply voltage V DD . Therefore, the gate-voltage V BIAS of MOS transistor M B4 can be derived as
where, V THN is the threshold voltage of NMOS transistor. Equation (10) indicates that the bias voltage V BIAS is also independent of the power supply voltage V DD .
B. Analysis and Design of LDO Regulator
The designed LDO regulator is shown in Fig.3 (c) , which consists of error amplifier, a PMOS power transistor M pass , and a feedback resistive network. The feedback resistive network consists of capacitor C D2 , and resistors R FB1 and R FB2 . The error amplifier consists of MOS transistors M D1~MD7 , resistor R D1 and capacitance C D1 . The error amplifier compares the reference voltage V BIAS , which is provided by the supply-independent bias circuit, with the feedback voltage V FB that is provided by the feedback resistors R FB1 and R FB2 , and generates an error voltage signal which is fed into the gate of power transistor M pass to change its over-drive. The over-drive adjusts the drain current of M pass and forces the output voltage V REG of LDO regulator to be corrected to the proper level. The error amplifier and power transistor M pass form a negative feedback system, which is equivalent to a three-stage amplifier negative feedback system. Therefore, the open-loop stable of LDO regulator is critical issue.
To analyze the stability of LDO regulator, the openloop transfer function of LDO regulator should be analyzed and discussed. For convenience, the topologic architecture of LDO regulator is shown in Fig.4 . The first-stage error amplifier A E1 consists of MOS transistors M D1~MD5 , whose equivalent input transconductance is written as g md2. The second-stage amplifier A E2 consists of MOS transistors M D6 and M D7 , whose equivalent input transconductance is written as g md7 . R o1 and R o2 are the output resistance of amplifier A E1 and A E2 respectively, and C o1 and C o2 are the parasitic capacitances at the output of A E1 and at the gate of M pass respectively. g mpass is the equivalent transconductance of M pass , and R L is the equivalent load resistance. In Fig.4 , C eq-out =C D3 +C L , here C L is the equivalent capacitance of internal power line.
To simplify the transfer function without losing accuracy with the goal of providing a clearer insight into the designed LDO regulator structure, it is assumed that capacitors C D1 , C D2 and C eq-out are much greater than the parasitic capacitance C o1 and C o2 , and the gains of each stage is much greater than one, i.e. g md2 R o1 , g md7 R o2 and g mpass R L >>1. On the other hand, the feedback resistance R FB2 is much greater than the load resistance R L , and R o1 and R o2 are greater than R D1 . Therefore, the loop transfer function of the designed LDO regulator can be approximated to 
C o1 and C o2 are the lumped capacitance, so the nondominant poles p 2 and p 3 will shift to a higher frequency than the unity-gain frequency (UGF). To cancel the effect of non-dominant poles in the designed LDO regulators, the zero z f should be lower than poles p 1 and p f , so R FB2 should be much smaller than R FB1 , i.e. z f <<p f . That is to say, the effect of the pole p 1 can be cancelled by z f . To ensure z 1 be left-plane zero, R D1 should be selected much larger than 1/g md7 . At the same time, since C D1 and C D2 are the compensation capacitor, it is practical to take the assumption of z 1 <p f by optimizing resistors R D1 and R FB1 , and compensation capacitors C D1 and C D2 . From the above discussion, the LDO regulator will be stable because it is similar to a single pole system. Fig.5 shows the simulated open-loop frequency response of the designed LDO regulator. Simulation results show that the phase margin is about 61º, which is sufficient to ensure the loop stability of LDO regulator.
C. Analysis of PSRR
To improve the PSRR of piecewise-linear BGR, a LDO regulator is adopted in this paper, as shown in Fig.3 . The operating supply voltage of core circuit of piecewiselinear BGR is the output voltage V REG instead of power supply voltage V DD . Therefore, the PSRR of piecewiselinear BGR with LDO regulator will be improved. Under the condition of low frequency, the PSRR can be quantitatively analyzed as follows.
For convenience, it is assumed that g mj and i mj are, respectively, the transconducatnce and the small-signal drain current of transistor M j , here j=1, 2, 3…. Assumed that power supply voltage has an incremental variation v dd , the incremental current i b1 of M B1 can be derived as 
where, r dsb3 is the source-drain resistance of M B3 . M B1 and M B2 form current mirror pair, and they are entirely the same. Therefore, the gate-source variation v bias of M B4 can be derived as 
Assumed that v reg is the output voltage variation of LDO regulator, and the feedback voltage variation v fb can be derived as
As shown in Fig.3 , the error amplifier of LDO regulator is made up of MOS transistors M D1~MD7 , resistor R D1 and compensation capacitor C D1 . To simple the analysis, it is assumed that the dc gain A v of error amplifier is far greater than 1, i.e. A v >>1. Neglected the effect of drain current variation of M D1 and M D6 , the gate voltage variation v gpass of power transistor M PASS can be derived as 
Transistors M 7 and M 8 form the current mirror pair, and transistor M 8 has the aspect ratio that is α times that 
According to (24), (31) and (32), it is concluded that the PSRR of the designed piecewise-linear BGR will be improved significantly by adopting the LDO regulator.
IV. SIMULATION RESULTS
To confirm the circuit of the designed piecewise-linear BGR in this paper, the piecewise-linear BGRs with-and without-LDO regulator are designed and simulated in SMIC 0.18μm CMOS process with 1.35-V power supply voltage. The simulated PSRR of piecewise-linear BGR withand without-LDO regulator is shown Fig.7 . The piecewise-linear BGR with LDO regulator at 10Hz, 100Hz, 1kHz, 10kHz and 100kHz achieves , respectively, -110.42dB, -110.41dB, -109.18dB, -94.65dB and -64.51dB. And the piecewise-linear BGR without LDO regulator at 10Hz, 100Hz, 1kHz, 10kHz and 100kHz achieves, respectively, -75.35dB, -75.31dB, -72.28dB, -55.19dB and -35.23dB. Compared to the piecewise-linear BGR without LDO regulator, the designed high PSRR piecewise-linear BGR with LDO regulator has an improvement of PSRR with about 35dB, 36.9dB and 29.28dB at 10Hz, 1kHz and 100kHz respectively. Therefore, the PSRR improvement is achieved by adopting LDO regulator. LDO regulator has a well line regulation. Finally, to provide an evaluation on the designed high PSRR BGR with LDO regulator in this paper, comparison of some reported BGR is shown in Table I . As shown in Table I , the designed piecewise-linear BGR with LDO regulator has a well performance.
V. CONCLUSIONS
A CMOS high PSRR piecewise-linear BGR, which has an output below 1V, has been designed and analyzed in this paper. Compared to piecewise-linear BGR without LDO regulator, the designed high PSRR piecewise-linear BGR achieves high PSRR performance by adopting LDO regulator. Simulation results shows that the designed high PSRR piecewise-linear BGR with LDO regulator provides an output voltage with excellent stability, a low temperature coefficient, and high PSRR performance. It is well suited for analogue and mixed signal systems. 
